



# SPECIFICATION OF MODULE

## MODULE NO: ZC-022301-0561

### Customer Approval:

Accept

Reject

ZOYO FOCUS	SIGNATURE	DATE
PREPARED BY	JYQ	2024.02.18
CHECKED BY	YG	2024.02.18
APPROVED BY		

Jimmy Jiang

Mobile:+86 13823181658

Email: [jiangmg@zhongyou-tech.com](mailto:jiangmg@zhongyou-tech.com)

Company website: <https://displaysell.com/>

Hangzhou ZoYo Chuxian Intelligent Technology Co.,Ltd.

Add: 6F,No.96, Fangxingdu Street, Linping District, Hangzhou,Zhejiang, China



杭州中有触显智能科技

Hangzhou ZoYo Chuxian Intelligent Technology



DISPLAY SELL

SKU.No.: DS10042

REV: A

PAGE: 2/2

NO: DSLM230B-128032

Sample Version	Doc. Version	DATE	DESCRIPTION	CHECKED BY
01	A	2024.02.18	First Release.	YG

---

# **Contents**

Revision History.....	1
Notice .....	2
Contents.....	3~4
1. Basic Specifications.....	5~8
1.1 Display Specifications.....	5
1.2 Mechanical Specifications.....	5
1.3 Active Area & Pixel.....	5
1.4 Mechanical Drawing.....	6
1.5 Pin Definition.....	7
1.6 Elements Block Diagram.....	8
2. Absolute Maximum Ratings.....	9
3. Electrical Characteristics.....	9~13
3.1 DC Characteristics.....	9
3.2 Optics & Electrical Characteristics.....	10
3.3 AC Characteristics.....	10
3.3.1 68XX-Series MPU Parallel Interface Timing.....	10
3.3.2 80XX-Series MPU Parallel Interface Timing.....	11
3.3.3 Serial Interface Timing Characteristics.....	12
3.3.4 I2C Interface Timing Characteristics.....	13
4. Functional Specification.....	14~23
4.1 MCU parallel 6800-series interface.....	14
4.2 MCU parallel 8080-series interface.....	15
4.3 MCU Serial Interface.....	16
4.4 MCU I2C Interface.....	17
4.4.1 I2C-bus Write data.....	17
4.4.2 Write mode for I2C.....	18
4.5 Command Decoder.....	20
4.6 FR synchronization.....	20
4.7 Reset Circuit.....	20

---

---

5. Reliability .....	21
5.1 Contents of Reliability Tests .....	21
5.2 Lifetime .....	21
5.3 Failure Check Standard .....	21
6. Outgoing Quality Control Specifications .....	21~24
6.1 Environment Required .....	21
6.2 Sampling Plan .....	22
6.3 Criteria & Acceptable Quality Level .....	22
6.3.1 Cosmetic Check in Non-Active Area .....	22
6.3.2 Cosmetic Check in Active Area .....	23
6.3.3 Pattern Check in Active Area .....	24
7. Precautions When Using These OEL Display Module .....	25~27
7.1 Handling Precautions .....	25
7.2 Storage Precautions .....	26
7.3 Designing Precautions .....	26
7.4 Precaution when disposing of the OEL display modules .....	26
7.5 Other Precautions .....	27
8. Appendixes .....	27~28
8.1 Display-module Software Initial Setting .....	27

---

# 1 Basic Specifications


## 1.1 Display Specifications

Item	Specs
Display Mode	Passive Matrix—OLED&Blue
Interface	8-Bit 68XX/80XX Parallel、4-Wire SPI、I2C
Drive Duty	1/32
Driver IC	SSD1305
Shell	0.5T
Other	

## 1.2 Mechanical Specifications

Item	Specs	Unit	Remark
Outline Drawing	66.5(W)x35(H)x8.5Max(T)	mm	
View Area	57.0(W)x15.1(H)	mm	
Active Area	55.02(W)x13.1(H)	mm	
Lattice	128dots x 32dots	--	
Pixel Pitch	0.43(W)x0.41(H)	mm	
Pixel Size	0.41(W)x0.39(H)	mm	

## 1.3 Active Area & Pixel Construction



# 1.4 Mechanical Drawing

<b>Count drawing's modified record with customer</b>	
VER. #1	DATE 2010 - 06-28
DESCRIPTION THE FIRST ISSUE	

**PIN ASSIGNMENT**

1	Pin
2	TD
3	TD
4	DC
5	TR
6	TD
7	DB0
8	DB1
9	DB2
10	DB3
11	DB4
12	DB5
13	DB6
14	DB7
15	FS
16	RESPT
17	NC
18	NC
19	NC
20	GND

Display Type	OLED
Logic IO Level	NEGATIVE TRANSMISSIVE 3.0v
Operation Temperature	-40°C TO +85°C
Storage Temperature	-45°C TO +90°C
Interface	I2C,SPI and 68/80
Display Color	Blue/Yellow
Drive IC	SSD1305
All radii without dimension	
Unspecified tolerance is	±0.2
ROHS request	Yes


Glass No.		APPROVED		FILE NAME	
MODULE NO.	DESIGNED	CHECKED	VERIFIED	APPROVED	FILE NAME
Joffery	Joffery	Joffery	Joffery	Joffery	Count Drawing
SCALE	FIT				
SIZE	FIT				
UNIT	FIT				
mm	FIT				

## 1.5 Pin Definition

Pin No.	Symbol	I/O	Function
1	Vss	P	Ground of Logic Circuit This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground.
2	VDD	3.3--5V	Power Supply for Display Module Circuit This is a voltage supply pin. It connected to external source.
3	V0	-	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. Please let it Float.
4	/DC	I	Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.
5	/WR	I	Read/Write Select or Write This pin is MCU interface input, When interfacing to an 68XX-series microprocessor, this pin will be used as Read/Write (R/W) selection input. Pull this pin to “High” for read mode and pull it to “Low” for write mode. When 80XX interface mode is selected, this pin will be the Write (WR) input. Data write operation is initiated when this pin is pulled low and the CS is pulled low.
6	/RD	I	Read/Write Enable or Read This pin is MCU interface input, When interfacing to an 68XX-series microprocessor, this pin will be used as the Enable(E) signal. Read/Write operation is initiated when this pin is pulled high and the CS is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read(RD) signal. Data read operation is initiated when this pin is pulled low CS is pulled low.
7--14	DB0—DB7	I/O	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor’s data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK.
15	/CS	I	Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.

16	/Reset	I	Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed.															
17	BS1	H/L	Communicating Protocol Select These pins MCU interface selection input. See the following table:															
18	BS2																	
			<table border="1"> <thead> <tr> <th></th> <th>68XX-parallel</th> <th>80XX-parallel</th> <th>I2C</th> <th>Serial</th> </tr> </thead> <tbody> <tr> <td>BS1</td> <td>0</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>BS2</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table>		68XX-parallel	80XX-parallel	I2C	Serial	BS1	0	1	1	0	BS2	1	1	0	0
	68XX-parallel	80XX-parallel	I2C	Serial														
BS1	0	1	1	0														
BS2	1	1	0	0														
19	NC	-	Float or connect to VSS.															
20	FG	0V	It connected to external ground.															

## 1.6 Elements Block Diagram



MCU Interface Selection: BS1 and BS2  
Pins Connected to MCU interface: D7~D0, /RD, /WR, /CS, A0, and /RES.



---

## 2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
LogicVoltage	VDD	2.8	3.3	V	1,2
Driver Supply Voltage	Vcc	0	15	V	1,2
Vcc Supply Current	Icc	-	23	mA	1,2
Operating Temperature	Top	-40	85	°C	-
Storage Temperature	Tstg	-45	90	°C	-

Note 1: All the above voltage are on the basis of “GND=0V”.

Note 2: When this module is used beyond the above absolute maximum

Ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. “Electrical Characteristics”. If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

## 3. Electrical Characteristics

### 3.1 DC Charateristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
SupplyVoltage	VBAT		2.8	-	5.0	V
High Level Input	VIH	Iout=100Ua, 3.3MHz	0.8xVdd	-	Vdd	V
Low Level Input	VIL	Iout=100Ua, 3.3MHz	0	-	0.2xVdd	V
Supply Current	IVBAT	Note	-	38	--	mA
Display voltage	VCC	Ta=25°C	12.0	12.5	13	V

Note: VDD=3.3V, VCC=12.5V (VDD and VCC Supply by the module

internal generate) 100% Display Area Turn on.

---

## 3.2 Optics & Electrical Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Brightness(Blue)	Lbr	With Polarizer (Note 3)	120	150	-	Cd/m2
C.I.E.(Blue)	(X) (Y)	With Polarizer	0.12 0.22	0.16 0.26	0.20 0.30	
Dark Room Contrast	CR		-	>2000:1	-	
View Angle			>160	-	-	degree


\* Optical measurement taken at VDD =2.8V,VCC=12.5V,and software configuration follows Sec4.8 “Software Initial Setting”.

## 3.3 AC Characteristics

### 3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
tcycle	Clock Cycle Time(write cycle)	300	-	ns
PWcsl	Control Pulse Low Width(writer cycle)	60	-	ns
PWcsh	Control Pulse High Width(writer cycle)	60	-	ns
tcycle	Clock Cycle Time(read cycle)	200	-	ns
PWcsl	Control Pulse Low Width(read cycle)	120	-	ns
PWcsh	Control Pulse High Width(read cycle)	60	-	ns
tAS	Address Setup Time	0	-	ns
tAH	Address Hold Time	0	-	ns
tDSW	Data Setup Time	40	-	ns
tDHW	Data Hold Time	7	-	ns
tACC	Access Time	-	140	ns
tOH	Output Disable Time	-	70	ns
tR	Rise Time	-	40	ns
tF	Fall Time	-	40	ns


\*(VDD-VSS=2.4V to 3.5V,VDDIO= VDD, TA=25°C)



### 3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
<b>t<sub>cycle</sub></b>	Clock Cycle Time	300	-	ns
<b>t<sub>AS</sub></b>	Address Setup Time	10	-	ns
<b>t<sub>AH</sub></b>	Address Hold Time	0	-	ns
<b>t<sub>DSW</sub></b>	Write Data Setup Time	40	-	ns
<b>t<sub>DHW</sub></b>	Write Data Hold Time	7	-	ns
<b>t<sub>DHR</sub></b>	Read Data Hold Time	20	-	ns
<b>t<sub>OH</sub></b>	Output Disable Time	-	70	ns
<b>t<sub>ACC</sub></b>	Access Time	-	140	ns
<b>PW<sub>CSL</sub></b>	Chip Select Low Pulse Width(Read)	120	-	ns
	Chip Select Low Pulse Width(write)	60	-	
<b>PW<sub>CSH</sub></b>	Chip Select High Pulse Width(Read)	60	-	ns
	Chip Select High Pulse Width(write)	60	-	
<b>t<sub>R</sub></b>	Rise Time	-	40	ns
<b>t<sub>F</sub></b>	Fall Time	-	40	ns
<b>t<sub>cs</sub></b>	Chip select setup time	0	-	ns
<b>t<sub>CSH</sub></b>	Chip select hold time to read signal	0	-	ns
<b>t<sub>CSF</sub></b>	Chip select hold time	20	-	ns


\*(VDD-VSS=2.4V to 3.5V,VDDIO= VDD, TA=25°C)



### 3.3.3 Serial Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
$t_{cycle}$	Clock Cycle Time	250	-	ns
$t_{AS}$	Address Setup Time	150	-	ns
$t_{AH}$	Address Hold Time	150	-	ns
$t_{CSS}$	Chip Select Setup Time	120	-	ns
$t_{CSH}$	Chip Select Hold Time	60	-	ns
$t_{DSW}$	Write Data Setup Time	50	-	ns
$t_{DHW}$	Write Data Hold Time	15	-	ns
$t_{CLKL}$	Clock Low Time	100	-	ns
$t_{CLKH}$	Clock High Time	100	-	ns
$t_{R}$	Rise Time	-	40	ns
$t_{F}$	Fall Time	-	40	ns


\*(VDD-VSS=2.4V to 3.5V, VDDIO= VDD, TA=25°C)



### 3.3.4 I2C Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
$t_{cycle}$	Clock Cycle Time	2.5	-	us
$t_{HSTART}$	Start condition Hold Time	0.6	-	us
$t_{HD}$	Data Hold Time(for "SDAOUT" pin) Data Hold Time(for "SDIN" pin)	0 300	-	ns ns
$t_{SD}$	Data Setup Time	100	-	ns
$t_{SSTART}$	Start condition Setup Time(Only relecant for a repeated Start condition)	0.6	-	us
$t_{SSTOP}$	Stop condition Setup Time	0.6	-	us
$t_R$	Rise Time for data and clock pin	-	300	ns
$t_F$	Fall Time for data and clock pin	-	300	ns
$t_{IDLE}$	Idle Time before a new transmission can start	1.3	-	us

\*(VDD-VSS=2.4V to 3.5V, VDDIO= VDD, TA=25°C)



## 4 Functional Specificaton

### MCU Interface selection:

MCU Interface assignment under different bus interface mode:

Pin Name Bus Interface	Data/Command Interface							Control Signal						
	D7	D6	D5	D4	D3	D2	D1	D0	E	R/W#	CS#	D/C#	RES#	
8-bit 8080	D[7:0]							RD#	WR#	CS#	D/C#	RES#		
8-bit 6800	D[7:0]							E	R/W#	CS#	D/C#	RES#		
SPI	Tie LOW				NC	SDIN	SCLK	Tie LOW		CS#	D/C#	RES#		
I <sup>2</sup> C	Tie LOW				SDA <sub>OUT</sub>	SDA <sub>IN</sub>	SCL	Tie LOW			SA0	RES#		

### 4.1 MCU parallel 6800-series interface

The parallel interface consists of 8 bi-directional data pins (DB[7:0]), R/W, D/C, E and /CS. A LOW in R/W indicates WRITE operation and HIGH in R/W indicates READ operation. A LOW in D/C indicates COMMAND read/write and HIGH in D/C indicates DATA read/write. The E input serves as data latch signal while /CS is LOW. Data is latched at the falling edge of E signal.

Control pins of 6800 interface

Function	E	R/W	/CS	D/C
Write command	↓	L	L	L
Read status	↓	H	L	L
Write data	↓	L	L	H
Read data	↓	H	L	H


Note (1) ↓ stands for falling edge of signal

H stands for HIGH in signal

L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown as follows.

Data read back procedure - insertion of dummy read



---

## 4.2 MCU parallel 8080-series interface

The parallel interface consists of 8 bi-directional data pins (DB[7:0]), /RD, /WR, D/C and /CS. A LOW in A0 indicates COMMAND read/write and HIGH in D/C indicates DATA read/write. A rising edge of /RD input serves as a data READ latch signal while /CS is kept LOW. A rising edge of /WR input serves as a data/command WRITE latch signal while /CS is kept LOW.

Control pins of 8080 interface (Form 1)

Function	/RD	/WR	/CS	D/C
Write command	H	↑	L	L
Read status	↑	H	L	L
Write data	H	↑	L	H
Read data	↑	H	L	H

Note (1) ↑ stands for rising edge of signal

(2) H stands for HIGH in signal

(3) L stands for LOW in signal

(4) Refer to Figure 13-2 for Form 1 8080-Series MPU Parallel Interface Timing Characteristics

Alternatively, /RD and /WR can be kept stable while /CS serves as the data/command latch signal.

Control pins of 8080 interface (Form 2)

Function	/RD	/WR	/CS	D/C
Write command	H	L	↑	L
Read status	L	H	↑	L
Write data	H	L	↑	H
Read data	L	H	↑	H

Note

(1) ↑ stands for rising edge of signal

(2) H stands for HIGH in signal


(3) L stands for LOW in signal

(4) Refer to Figure 13-3 for Form 2 8080-Series MPU Parallel Interface Timing Characteristics

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown as follows.

---

## Display data read back procedure - insertion of dummy read



### 4.3 MCU Serial Interface


The serial interface consists of serial clock SCLK, serial data SDIN, D/C, /CS. In SPI mode, D0 acts as SCLK, D1 acts as SDIN. For the unused data pins, D2 should be left open. The pins from D3 to D7, E and R/W can be connected to an external ground.

Control pins of Serial interface

Function	E	R/W	/CS	D/C
Write command	Tie Low	Tie Low	L	L
Write data	Tie Low	Tie Low	L	H

SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ...D0. A0 is sampled on every eighth clock and the data byte in the shift register is written to the Graphic Display Data RAM (GDDRAM) or command register in the same clock. Under serial mode, only write operations are allowed.

Write procedure in SPI mode





---

## 4.4 MCU I2C Interface

The I2C communication interface consists of slave address bit SA0, I2C-bus data signal SDA(SDAOUT/D2 for output and SDAIN/D1 for input) and I2C-bus clock signal SCL (D0). Both the data and clock signals must be connected to pull-up resistors. /RES is used for the initialization of device.

### a) Slave address bit (SA0)

SSD1305 has to recognize the slave address before transmitting or receiving any information by the I2C-bus. The device will respond to the slave address following by the slave address bit (“SA0” bit) and the read/write select bit (“R/W#” bit) with the following byte format,

b7	b6	b5	b4	b3	b2	b1	b0
0	1	1	1	1	0	SA0	R/W

“SA0” bit provides an extension bit for the slave address. Either “0111100” or “0111101”, can be selected as the slave address of SSD1305. DC pin acts as SA0 for slave address selection. “R/W” bit is used to determine the operation mode of the I2C-bus interface. R/W=1, it is in read mode. R/W=0, it is in write mode.

### b) I2C-bus data signal (SDA) SDA acts as a communication channel between the transmitter and the receiver. The data and the acknowledgement are sent through the SDA.

It should be noticed that the ITO track resistance and the pulled-up resistance at “SDA” pin becomes a voltage potential divider. As a result, the acknowledgement would not be possible to attain a valid logic 0 level in “SDA”.

“SDAIN” and “SDAOUT” are tied together and serve as SDA. The “SDAIN” pin must be connected to act as SDA. The “SDAOUT” pin may be disconnected. When “SDAOUT” pin is disconnected, the acknowledgement signal will be ignored in the I2C-bus.

### b) I2C-bus clock signal (SCL)

The transmission of information in the I2C-bus is following a clock signal, SCL. Each transmission of data bit is taken place during a single clock period of SCL.

### 4.4.1 I2C-bus Write data

The I2C-bus interface gives access to write data and command into the device. Please refer to the following Figure for the write mode of I2C-bus in chronological order.


---

---

## I2C-bus data format

- Note: Co – Continuation bit  
 D/C# - Data / Command Selection bit  
 ACK – Acknowledgement  
 SA0 – Slave address bit  
 R/W# - Read/Write Selection bit  
 S – Start Condition / P – Stop Condition

Write mode



### 4.4.2 Write mode for I2C

- 1) The master device initiates the data communication by a start condition. The definition of the start condition is shown in the following Figure (1). The start condition is established by pulling the SDA from HIGH to LOW while the SCL stays HIGH.
  - 2) The slave address is following the start condition for recognition use. For the SSD1305, the slave address is either “b0111100” or “b0111101” by changing the SA0 to LOW or HIGH (DC pin acts as SA0).
  - 3) The write mode is established by setting the R/W bit to logic “0”.
  - 4) An acknowledgement signal will be generated after receiving one byte of data, including the slave address and the R/W bit. Please refer to the following Figure (2) for the graphical representation of the acknowledge signal. The acknowledge bit is defined as the SDA line is pulled down during the HIGH period of the acknowledgement related clock pulse.
  - 5) After the transmission of the slave address, either the control byte or the data byte may be sent across the SDA. A control byte mainly consists of Co and A0 bits following by six “0” ‘s.
    - a. If the Co bit is set as logic “0”, the transmission of the following information will contain data bytes only.
-

- b. The A0 bit determines the next data byte is acted as a command or a data. If the A0 bit is set to logic “0”, it defines the following data byte as a command. If the A0 bit is set to logic “1”, it defines the following data byte as a data which will be stored at the GDDRAM. The GDDRAM column address pointer will be increased by one automatically after each data write.
- 6) Acknowledge bit will be generated after receiving each control byte or data byte.
- 7) The write mode will be finished when a stop condition is applied. The stop condition is also defined in Figure (1). The stop condition is established by pulling the “SDA in” from LOW to HIGH while the “SCL” stays HIGH.

Figure (1): Definition of the Start and Stop Condition





Figure (2): Definition of the acknowledgement condition




Please be noted that the transmission of the data bit has some limitations.

1. The data bit, which is transmitted during each SCL pulse, must keep at a stable state within the “HIGH” period of the clock pulse. Please refer to the Figure (3) for graphical representations. Except in start or stop conditions, the data line can be switched only when the SCL is LOW.
2. Both the data line (SDA) and the clock line (SCL) should be pulled up by external resistors.

---

Figure (3): Definition of the data transfer condition



#### 4.5 Command Decoder

Refer to the Technical Manual for the SSD1305.

#### 4.6 FR synchronization

Refer to the Technical Manual for the SSD1305.

#### 4.7 Reset Circuit

When /RES input is low, the chip is initialized with the following status:

1. Display is OFF.
  2. 132 x 64 MUX Display Mode.
  3. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00h and COM0 mapped to address 00h).
  4. Shift register data clear in serial interface.
  5. Display start line is set at display RAM address 0.
  6. Column address counter is set at 0.
  7. Normal scan direction of the COM outputs.
  8. Contrast control register is set at 80h.
  9. Normal display mode (Equivalent to A4h command).
-

---

## 5. Reliability

### 5.1 Contents of Reliability Tests

Item	Conditions		Criteria
High Temperature Operation	85°C	TBD	The operational Functions work
Low Temperature Operation	-40°C	TBD	
High Temperature Storage	90°C	TBD	
Low Temperature Storage	-45°C	TBD	
High Temperature/Humidity Operation	60°C	TBD	
Thermal Shock	-40°C ↔ 90°C	TBD	

\* The samples used for the above tests do not include polarizer.

\* No moisture condensation is observed during tests.

### 5.2 Lifetime

End of lifetime is specified as 50% of initial brightness.

Parameter	Min	Max	Unit	Condition	Notes
Operating Life Time	20,000	-	Hrs	80 cd/m <sup>2</sup> , 50% checkerboard	6
Storage Life Time	100,000	-	Hrs	Ta=25 °C, 50%RH	-

Note 6: The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

### 5.3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15%RH.

## 6. Outgoing Quality Control Specifications

### 6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature: 23±5°C

Humidity: 55±15%RH

Fluorescent Lamp: 30W

Distance between the Panel & Lamp: ≥50 cm

Distance between the Panel & Eyes of the Inspector ≥30 cm

Finger glove (or finger cover) must be worn by the inspector.

Inspection table or jig must be anti-electrostatic.

---

---


## 6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

## 6.3 Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major	0.61	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)


### 6.3.1 Cosmetic Check (Display Off) in Non-Active Area

Check Item	Classification	Criteria
Panel General Chipping	Minor	<p><math>X &gt; 6 \text{ mm}</math> (Along with Edge) <math>Y &gt; 1 \text{ mm}</math> (Perpendicular to edge)</p> 

---



### 6.3.2 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10K) if actual in necessary.







Check Item	Classification	Criteria
Any Dirt & Scratch on Protective Film	Acceptable	Ignore for Any
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \leq 0.1$ Ignore
		$W \leq 0.1$ Ignore
		$W > 0.1, L \leq 2$ $n \leq 1$ $L > 2$ $n = 0$
Dirt, Spot-Shape Defect (On Polarizer)	Minor	$\Phi \leq 0.1$ Ignore $0.1 < \Phi \leq 0.25$ $n \leq 1$ $0.25 < \Phi$ $n = 0$
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	$\Phi \leq 0.5$ → Ignore if no Influence on Display $0.5 < \Phi$ $n = 0$ 
Fingerprint, Flow Mark (On Polarizer)	Minor	Not allowable

\* Protective film should not be tear off when cosmetic check.

\*\* Definition of W & L &  $\Phi$  (Unit: mm):  $\Phi = (a+b)/2$



### 6.3.3 Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-uniform	Major	



---

## 7. Precautions When Using These OEL Display Modules

### 7.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such as dropping from a high position.
  - 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
  - 3) If pressure is applied to the display surface or its neighborhood of the OLED display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
  - 4) The polarizer covering the surface of the OLED display module is soft and easily scratched. Please be careful when handling the OLED display module.
  - 5) When the surface of the polarizer of the OLED display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
    - \* Scotch Mending Tape No. 810 or an equivalentNever try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer

    - \* Water
    - \* Ketone
    - \* Aromatic Solvents
  - 6) When installing the OLED display module, be careful not to apply twisting stress or deflection stress to the OLED display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.
  - 7) Do not apply stress to the LSI chips and the surrounding molded sections.
  - 8) Do not disassemble nor modify the OLED display module.
  - 9) Do not apply input signals while the logic power is off.
  - 10) Pay sufficient attention to the working environments when handling OLED display modules to prevent occurrence of element breakage accidents by static electricity.
    - \* Be sure to make human body grounding when handling OLED display modules.
    - \* Be sure to ground tools to use or assembly such as soldering irons.
    - \* To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
    - \* Protective film is being applied to the surface of the display panel of the OLED display module. Be careful since static electricity may be generated when exfoliating the protective film.
  - 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OLED display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display
-

---

panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).

- 12) If electric current is applied when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

## 7.2 Storage Precautions

- 1) When storing OLED display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, and, also, avoiding high temperature and high humidity environment or low temperature (less than 0° C) environments. (We recommend you to store these modules in the packaged state when they were shipped from ZOYO.)  
At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the OLED display module, when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

## 7.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OLED display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OLED display module, fasten the external plastic housing section.
- 7) If power supply to the OLED display module is forcibly shut down by such errors as taking out the main battery while the OLED display panel is in operation, we cannot guarantee the quality of this OLED display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SSD1331  
\* Connection (contact) to any other potential than the above may lead to rupture of the IC.

## 7.4 Precautions when disposing of the OLED display modules

- 1) Request the qualified companies to handle industrial wastes when disposing of the OLED display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.
-

---

## 7.5 Other Precautions

- 1) When an OLED display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OLED display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OLED display modules.
  - \* Pins and electrodes
  - \* Pattern layouts such as the COF
- 3) With this OLED display module, the OLED driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OLED driver is exposed to light, malfunctioning may occur.
  - \* Design the product and installation method so that the OLED driver may be shielded from light in actual usage.
  - \* Design the product and installation method so that the OLED driver may be shielded from light during the inspection processes.
- 4) Although this OLED display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

## 8. Appendixes

### 8.1 Display-module Software Initial Setting

```
Write_Command(0xae); /* set  display off */
Write_Command(0x04); /* set  lower column start address */
Write_Command(0x10); /* set  higher column start address */
Write_Command(0x40); /* set  display start line */
Write_Command(0x2E);
Write_Command(0x81); /* set  contrast control */
Write_Command(0x32);
Write_Command(0x82);
```

---

---

```
Write_Command(0x80);
Write_Command(0xa1); /* set segment remap */
Write_Command(0xa6); /* set normal display */
Write_Command(0xa8); /* set multiplex ratio */
Write_Command(0x3f); /* 1/64 */
Write_Command(0xad); /* master configuration */
Write_Command(0x8e); /* external vcc supply */
Write_Command(0xc8); /* set com scan direction */
Write_Command(0xd3); /* set display offset */
Write_Command(0x40);
Write_Command(0xd5); /* set display clock divide/oscillator frequency */
Write_Command(0xf0);
Write_Command(0xD8); /*set area color mode off */
Write_Command(0x05);
Write_Command(0xD9);
Write_Command(0xF1);
Write_Command(0xda); /* set com pin configuartion */
Write_Command(0x12);
Write_Command(0x91);
Write_Command(0x3F);
Write_Command(0x3F);
Write_Command(0x3F);
Write_Command(0x3F);
Write_Command(0xaf); /* set display on */
```

---